

# WEBENCH<sup>®</sup> Assembly Document

Design : 4743359/112 LM22673MRE-ADJ/NOPB LM22673MRE-ADJ/NOPB 6.0V-8.4V to 4.20V @ 2.0A

VinMin = 6.0VVinMax = 8.4VVout = 4.2VIout = 2.0A

Device = LM22673MRE-ADJ/NOPB Topology = Buck Created = 7/18/16 10:55:38 PM BOM Cost = 2.82Total Pd = 1.09W Footprint = 300.0 mm<sup>2</sup> BOM Count = 12

# **General Description**

This is a WEBENCH assembly document for LM22673MRE-ADJ/NOPB to support the Build-It Lite feature offered by WEBENCH Power Designer Tool or the full Build-It feature that includes an orderable blank board from our distribution partners. This document serves as a basic guidance on mounting the Build-It kit components onto a blank board and provides the basic setups for testing the fully assembled evaluation module. For more information on the IC performance and other resource, please refer Design Assistance section below.



Top Layer



Bottom Layer



## **Mechanical BOM**

| #    | WEBENCH Name | Altrium Comp Type      | Part Name | FootPrint |  |
|------|--------------|------------------------|-----------|-----------|--|
| No M |              | No Mechanical BOM Data |           |           |  |

#### **Electrical BOM**

| #   | Component Name(s) | Part Number         | Manufacture          | Qty | Unit Price | Top View     |
|-----|-------------------|---------------------|----------------------|-----|------------|--------------|
| 1.  | D1                | B220-13-F           | Diodes Inc.          | 1   | \$0.47     | SMB 0.0      |
| 2.  | Cinx              | GRM188R61C105KA93D  | MuRata               | 1   | \$0.1      | 0603 0.0     |
| 3.  | U1                | LM22673MRE-ADJ/NOPB | Texas<br>Instruments | 1   | \$5.23     | MRA08B 0.0   |
| 4.  | Cout              | GRM188R60J106ME47D  | MuRata               | 3   | \$0.15     | 0603 0.0     |
| 5.  | Cin               | GRM21BR61C106KE15L  | MuRata               | 1   | \$0.19     | 0805 0.0     |
| 6.  | Rfb2              | ERJ-6ENF2261V       | Panasonic            | 1   | \$0.1      | 0805 0.0     |
| 7.  | L1                | CLF10040T-150M      | ТDК                  | 1   | \$1.16     | CLF10040 0.0 |
| 8.  | Css               | 08055C393KAT2A      | AVX                  | 1   | \$0.15     | 0805 0.0     |
| 9.  | Rfb1              | ERJ-6ENF1001V       | Panasonic            | 1   | \$0.1      | 0805 0.0     |
| 10. | Cbst              | C0805C103K5RACTU    | Kemet                | 1   | \$0.1      | 0805 0.0     |

# **Component Testing**

Some published data on components in datasheets such as Capacitor ESR and Inductor DC resistance is based on conservative values that will guarantee that the components always exceed the specification. For design purposes it is usually better to work with typical values. Since this data is not always available it is a good practice to measure the Capacitance and ESR values of Cin and Cout, and the inductance and DC resistance of L1 before assembly of the board. Any large discrepancies in values should be electrically simulated in WEBENCH to check for instabilities and thermally simulated in WebTHERM to make sure critical temperatures are not exceeded.

#### Soldering Component to Board

If board assembly is done in house it is best to tack down one terminal of a component on the board then solder the other terminal. For surface mount parts with large tabs, such as the DPAK, the tab on the back of the package should be pre-tinned with solder, then tacked into place by one of the pins. To solder the tab town to the board place the iron down on the board while resting against the tab, heating both surfaces simultaneously. Apply light pressure to the top of the plastic case until the solder flows around the part and the part is flush with the PCB. If the solder is not flowing around the board you may need a higher wattage iron (generally 25W to 30W is enough).

### Initial Startup of Circuit

It is best to initially power up the board by setting the input supply voltage to the lowest operating input voltage 6.0V and set the input supply's current limit to zero. With the input supply off connect up the input supply to Vin and GND. Connect a digital volt meter and a load if needed to set the minimum lout of the design from Vout and GND. Turn on the input supply and slowly turn up the current limit on the input supply. If the voltage starts to rise on the input supply continue increasing the input supply current limit while watching the output voltage. If the current increases on the input supply, but the voltage remains near zero, then there may be a short or a component misplaced on the board. Power down the board and visually inspect for solder bridges and recheck the diode and capacitor polarities. Once the power supply circuit is operational then more extensive testing may include full load testing, transient load and line tests to compare with simulation results.

## Load Testing

The setup is the same as the initial startup, except that an additional digital voltmeter is connected between Vin and GND, a load is connected between Vout and GND and a current meter is connected in series between Vout and the load. The load must be able to handle at least rated output power + 50% (7.5 watts for this design). Ideally the load is supplied in the form of a variable load test unit. It can also be done in the form of suitably large power resistors. When using an oscilloscope to measure waveforms on the prototype board, the ground leads of the oscilloscope probes should be as short as possible and the area of the loop formed by the ground lead should be kept to a minimum. This will help reduce ground lead inductance and eliminate EMI noise that is not actually present in the circuit.



#### **Design Inputs**

| #  | Name    | Value     | Description            |  |  |
|----|---------|-----------|------------------------|--|--|
| 1. | lout    | 2.0 A     | Maximum Output Current |  |  |
| 2. | VinMax  | 8.4 V     | Maximum input voltage  |  |  |
| 3. | VinMin  | 6.0 V     | Minimum input voltage  |  |  |
| 4. | Vout    | 4.2 V     | Output Voltage         |  |  |
| 5. | base_pn | LM22673   | Base Product Number    |  |  |
| 6. | source  | DC        | Input Source Type      |  |  |
| 7. | Та      | 30.0 degC | Ambient temperature    |  |  |
|    |         |           |                        |  |  |

#### **Design Assistance**

1. Part Description The LM22673 is a monolithic integrated circuit that provides all of the active functions for a step-down (buck) switching regulator capable of driving up to 3.0A loads with excellent line and load regulation characteristics. High efficiency (>90%) is obtained through the use of a low ON-resistance N-channel MOSFET.

2. LM22673 Product Folder : http://www.ti.com/product/LM22673 : contains the data sheet and other resources.

Texas Instruments' WEBENCH simulation tools attempt to recreate the performance of a substantially equivalent physical implementation of the design. Simulations are created using Texas Instruments' published specifications as well as the published specifications of other device manufacturers. While Texas Instruments does update this information periodically, this information may not be current at the time the simulation is built. Texas Instruments does not warrant the accuracy or completeness of the specifications or any information contained therein. Texas Instruments does not warrant that any designs or recommended parts will meet the specifications you entered, will be suitable for your application or fit for any particular purpose, or will operate as shown in the simulation in a physical implementation. Texas Instruments does not warrant that the designs are production worthy.

# You should completely validate and test your design implementation to confirm the system functionality for your application prior to production.

Use of Texas Instruments' WEBENCH simulation tools is subject to Texas Instruments' Site Terms and Conditions of Use. Prototype boards based on WEBENCH created designs are provided AS IS without warranty of any kind for evaluation and testing purposes and are subject to the terms of the Evaluation License Agreement.